EE 330 Lecture 36

High Frequency Operation of Amplifiers

Digital Circuit Design

Hierarchical Design

Fall 2024 Exam Schedule


Exam 1 Friday Sept 27


Exam 2 Friday October 25

Exam 3 Friday Nov 22

Final Exam Monday Dec 16 12:00 - 2:00 PM

Cascade Configurations







Two-stage CE Cascade

Three-stage CE Cascade

- Large gains can be obtained by cascading
- Gains are multiplicative (when loading is included)
- Large gains used to build "Op Amps" and feedback used to control gain value
- Some attention is needed for biasing but it is manageable
- Minor variant of the two-stage cascade often used to build Op Amps
- Compensation of two-stage cascade needed if feedback is applied to maintain stability
- For many years three or more stages were seldom cascaded because of challenges in compensation to maintain stability though recently some industrial adoptions



Darlington Configuration




S. DARLINGTON

2,663,806

SEMICONDUCTOR SIGNAL TRANSLATING DEVICE

Filed May 9, 1952

- Current gain is approximately β²
- Two diode drop between B_{eff} and E_{eff}



Sziklai Pair




Fig. 3.

May 7, 1957

G. C. SZIKLAI

2,791,644


PUSH-PULL AMPLIFIER WITH COMPLEMENTARY TYPE TRANSISTORS


Filed Nov. 7, 1952

- Gain similar to that of Darlington Pair
- Current gain is approximately β_n β_p
- Current gain will not be as large when $\beta_p < \beta_n$
- Only one diode drop between B_{eff} and E_{eff}

Buffer

Super Buffer







Assume load terminated on gnd

Current through shift transistor is constant for Super Buffer as $V_{\rm IN}$ changes so voltage shift does not change with $V_{\rm IN}$

Same nominal voltage shift as buffer

Low offset buffers






- Actually a CC-CC or a CD-CD cascade
- Significant drop in offset between input and output
- Biasing with DC current sources
- Can Add Super Buffer to Output

Material Not Covered From Last Lecture Start Here

Parasitic Capacitors in MOSFET

Fixed Capacitors – Fixed Geometry




Overlap Capacitors: C_{GDO}, C_{GSO}

L_D: lateral diffusion

Cap Density: C_{OX}

Parasitic Capacitance Summary (partial)



	Cutoff	Ohmic	Saturation
C_{GSO}	CoxWL _D	$CoxWL_D$	CoxWL _D
C_{GDO}	CoxWL _D	$CoxWL_D$	CoxWL _D


Overlap Capacitance Model Parameters

CAPACITANCE PARAMETERS	3 N+	P+ F	OLY	M1	M2	МЗ	M4	M5	M6	RW	D N W M5	5PNW	UNITS
Area (substrate)	942	1163	106	34	14	9	6	5	3	_	$\frac{-}{123}$	$1\overline{2}5$	aF/um^2
Area (N+active)			8484	55	20	13	11	9	8				aF/um^2
Area (P+active)			8232										aF/um^2
Area (poly)				66	17	10	7	5	4				aF/um^2
Area (metal1)					37	14	9	6	5				aF/um^2
Area (metal2)						35	14	9	6				aF/um^2
Area (metal3)							37	14	9				aF/um^2
Area (metal4)								36	14				aF/um^2
Area (metal5)									34			984	aF/um^2
Area (r well)	920	0											aF/um^2
Area (d well)										582			aF/um^2
Area (no well)	13	7											aF/um^2
Fringe (substrate)	212	2 23	35	41	35	29	21	14					aF/um
Fringe (poly)				70	39	29	23	20	17				aF/um
Fringe (metal1)					52	34		22	19				aF/um
Fringe (metal2)						48	35	27	22				aF/um
Fringe (metal3)							53	34	27				aF/um
Fringe (metal4)								58	35				aF/um
Fringe (metal5)									55				aF/um
Overlap (N+active)			895	5)									aF/um
Overlap (P+active)			73	7)									aF/um

Types of Capacitors in MOSFETs

- 1. Fixed Capacitors
 - a. Fixed Geometry
- b. Junction
 - 2. Operating Region Dependent


Parasitic Capacitors in MOSFET Fixed Capacitors- Junction



Junction Capacitors: C_{BS1}, C_{BD1}


Parasitic Capacitors in MOSFET

- Fixed Capacitors



Overlap Capacitors: C_{GDO}, C_{GSO}

Junction Capacitors: C_{BS1}, C_{BD1}



C_{BOT} and C_{SW} are model parameters

	Cutoff	Ohmic	Saturation
C_{GSO}	CoxWL _D	CoxWL _D	CoxWL _D
C_{GDO}	CoxWL _D	CoxWL _D	CoxWL _D
C _{BG}			
C _{BS}	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
C_{BD}	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$


C_{BOT} and C_{SW} model parameters

CAPACITANCE PARAMETER	S N+ P+ PC	DLY	M1	M2	МЗ	M4	M5	M6	R_W	D_N_W M51	N_W	UNITS
Area (substrate)	942 (1163	106	34	14	9	6	5	3	_	123	$1\overline{2}5$	aF/um^2
Area (N+active)		3484	55	20	13	11	9	8				aF/um^2
Area (P+active)	8	3232										aF/um^2
Area (poly)			66	17	10	7	5	4				aF/um^2
Area (metal1)				37	14	9	6	5				aF/um^2
Area (metal2)					35	14	9	6				aF/um^2
Area (metal3)						37	14	9				aF/um^2
Area (metal4)							36	14				aF/um^2
Area (metal5)								34		(984	aF/um^2
Area (r well)	920											aF/um^2
Area (d well)									582			aF/um^2
Area (no well)	137											aF/um^2
Fringe (substrate)	212 235		41	35	29	21	14					aF/um
Fringe (poly)			70	39	29	23	20	17				aF/um
Fringe (metal1)				52	34		22	19				aF/um
Fringe (metal2)					48	35	27	22				aF/um
Fringe (metal3)						53	34	27				aF/um
Fringe (metal4)							58	35				aF/um
Fringe (metal5)								55				aF/um
Overlap (N+active)		895)									aF/um
Overlap (P+active)		737	7									aF/um

Types of Capacitors in MOSFETs


- 1. Fixed Capacitors
 - a. Fixed Geometry
 - b. Junction
- 2. Operating Region Dependent

Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff




Cutoff Capacitor: C_{GBCO}

Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff



Cutoff Capacitor: C_{GBCO}


Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Cutoff



Overlap Capacitors: C_{GDO}, C_{GSO}


Junction Capacitors: C_{BS1}, C_{BD1}

Cutoff Capacitor: C_{GBCO}



	Cutoff	Ohmic	Saturation
C _{GSO}	CoxWL _D		
C_{GDO}	CoxWL _D		
C _{BG}	CoxWL (or less)		
C _{BS}	$C_{BOT}A_S+C_{SW}P_S$		
C _{BD}	$C_{BOT}A_D+C_{SW}P_D$		


Parasitic Capacitors in MOSFET Operation Region Dependent -- Ohmic



Note: The distributed channel capacitance is usually lumped and split evenly between the source and drain nodes


Ohmic Capacitor: C_{GCH}, C_{BCH}

Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Ohmic



Overlap Capacitors: C_{GDO} , C_{GSO} Junction Capacitors: C_{BS1} , C_{BD1}


Ohmic Capacitor: C_{GCH} , C_{BCH}



Lumped C_{GC} and C_{BC} to analytically avoid dealing with distributed capacitance

	Cutoff	Ohmic	Saturation
C _{GS}	CoxWL _D	0.5CoxWL	
C_{GD}	CoxWL _D	0.5CoxWL	
C _{BG}	CoxWL (or less)	0	
C _{BS}	C _{BOT} A _S +C _{SW} P _S	C _{BOT} A _S +C _{SW} P _S +0.5WLC _{BOTCH}	
C _{BD}	$C_{BOT}A_D + C_{SW}P_D$	C _{BOT} A _D +C _{SW} P _D +0.5WLC _{BOTCH}	

Parasitic Capacitors in MOSFET Operation Region Dependent -- Saturation




Note: Since the channel is an extension of the source when in saturation, the distributed capacitors to the channel are generally lumped to the source node

Saturation Capacitors: C_{GCH}, C_{BCH}

Parasitic Capacitors in MOSFET

Operation Region Dependent and Fixed --Saturation




Overlap Capacitors: C_{GDO}, C_{GSO}

Junction Capacitors: C_{BS1}, C_{BD1}


Saturation Capacitors: C_{GCH}, C_{BCH}

- 2/3 C_{OX}WL is often attributed to C_{GCH} to account for LD and saturation
- This approximation is reasonable for minimum-length devices but not so good for longer devices




Lumped C_{GC} and C_{BC} to analytically avoid dealing with distributed capacitance

	Cutoff	Ohmic	Saturation
C _{GS}	CoxWL _D	0.5C _{OX} WL	CoxWL _D +(2/3)C _{OX} WL
C _{GD}	CoxWL _D	0.5C _{OX} WL	CoxWL _D
C _{BG}	CoxWL (or less)	0	0
C _{BS}	$C_{BOT}A_S+C_{SW}P_S$	C _{BOT} A _S +C _{SW} P _S +0.5WLC _{BOTCH}	C _{BOT} A _S +C _{SW} P _S +(2/3)WLC _{BOTCH}
C _{BD}	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$



	Cutoff	Ohmic	Saturation
C _{GS}	CoxWL _D	0.5C _{OX} WL	CoxWL _D +(2/3)C _{OX} WL
C _{GD}	CoxWL _D	0.5C _{OX} WL	CoxWL _D
C _{BG}	CoxWL (or less)	0	0
C _{BS}	$C_{BOT}A_S+C_{SW}P_S$	C _{BOT} A _S +C _{SW} P _S +0.5WLC _{BOTCH}	C _{BOT} A _S +C _{SW} P _S +(2/3)WLC _{BOTCH}
C _{BD}	$C_{BOT}A_D + C_{SW}P_D$	C _{BOT} A _D +C _{SW} P _D +0.5WLC _{BOTCH}	$C_{BOT}A_D+C_{SW}P_D$


Observe there is no C_{DS} in this model because does not physically exist




High Frequency Large Signal Model

High Frequency Small Signal Model

Often V_{BS} =0 and C_{BG} =0, so simplifies to



Parasitic Capacitance Implications



The parasitic capacitances inherently introduce an upper limit on how fast either digital circuits or analog circuits can operate in a given process

Two parameters, f_{MAX} and f_{T} , (not defined yet) are two metric that are used to specify the fundamental speed limit in a semiconductor process

The dominant parasitic capacitances for most circuits are C_{GS} and C_{BD}

Material Not Covered From Last Lecture End Here

f_T and f_{MAX} for a semiconductor process

 f_{T} is defined to be the frequency where the short-circuit current gain of a transistor drops to unity

f_{MAX} is defined to be the frequency where the power gain of the transistor drops to unity (related to the maximum frequency of oscillation in a process)

$$f_{T} \simeq \frac{3}{4\pi} \frac{\mu V_{EB}}{L_{\min}^{2}} = \frac{3}{16\pi} \frac{\mu |V_{DD} - V_{TH}|}{(\lambda - LD)^{2}}$$
 (2\lambda = L_{min})

 f_T strongly dependent on V_{EB}

for the ON 0.5u process

$$\begin{array}{c} u_{n}C_{OX} = 100 u \text{A/V}^{2} \\ C_{OX} = 2.4 \text{fF/u}^{2} \\ \lambda = 0.2 u \\ \text{LD} = .05 u \\ V_{THn} = 0.8 \text{V} \end{array} \qquad \begin{array}{c} u_{n} = 4E10 \text{A} \mu^{2} \text{F}^{-1} \text{V}^{-2} \\ u_{n} = 400 \text{cm}^{2} \text{A} \text{F}^{-1} \text{V}^{-2} \\ \text{At V}_{EB} = 1 \text{V}, \quad f_{T} = 25 \text{GHz} \\ \text{At V}_{EB} = 1 \text{V}, \quad f_{T} = 25 \text{GHz} \\ \text{Cov} = 1 \text{Cov} + 1$$

Note: As feature sizes shrink with process nodes, V_{EB-MAX} will typically drop linearly but L_{min} will drop quadratically thus f_T gets much larger in small feature processes

f_T and f_{MAX} for a semiconductor process




Fig. 7. (a) Maximum stable gain (MSG) and maximum available gain (MAG) for different channel lengths and (b) the cutoff frequency (f_T) and maximum oscillation frequency (f_{max}) as functions of the channel length.

For 0.18u process, $V_D=2V$, $V_G=1.2V$


Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 45~48



High Frequency Large Signal Model


High Frequency Small Signal Model (saturation region)

Often V_{BS} =0 and C_{BG} =0 in saturation, so simplifies to




High Frequency Small-Signal Model

(Saturation Region)




Often V_{BS} =0 and C_{BG} =0, so simplifies to



High Frequency Small-Signal Model


Often V_{BS} =0 and C_{BG} =0 and C_{GD} and g_0 can be neglected so simplifies farther to



Neglecting C_{GD} which is high frequency feedback from output to input often simplifies analysis considerably

Recall:


Small-signal and simplified dc equivalent elements



Have not yet considered situations where the small capacitor is relevant in small-signal analysis

Recall:


Small-signal and simplified dc equivalent elements




Have not yet considered situations where the small capacitor is relevant in small-signal analysis

Consider a bipolar amplifier first where C_3 is a small capacitor but not a parasitic capacitor

Recall:




If capacitors are large




$$A_V = -g_{m1} \bullet R_3 / R_L$$

What if C_1 and C_2 large but C_3 is not large?:



What if C_1 and C_2 large but C_3 not large?:



From KCL:

$$V_{OUT}(sC_3 + G_L) = V_1sC_3$$

 $V_1(sC_3 + G_3) + g_{m1}V_{N} = V_{OUT}sC_3$


Solving:

$$\frac{\mathbf{V}_{OUT}}{\mathbf{V}_{N}} = -\frac{-sC_{3}g_{m1}}{sC_{3}(G_{L} + G_{3}) + G_{3}G_{L}}$$


Equivalently:

$$\frac{v_{OUT}}{v_{N}} = -\frac{g_{m1}sC_{3}R_{3}R_{L}}{sC_{3}(R_{L} + R_{3}) + 1}$$

Serves as a first-order high-pass filter



Consider parasitic C_{GS} and C_{DB}



(this circuit is different from previous)


Solving:

$$rac{oldsymbol{v}_{\!\scriptscriptstyle OUT}}{oldsymbol{v}_{\!\scriptscriptstyle IN}} = -rac{oldsymbol{g}_{m1}}{oldsymbol{s}oldsymbol{C}_{\!\scriptscriptstyle DB}+oldsymbol{G}_{\!\scriptscriptstyle D}}$$

Equivalently:

$$\frac{\mathbf{V}_{OUT}}{\mathbf{V}_{N}} = \frac{-\mathbf{g}_{m1}\mathbf{R}_{D}}{\mathbf{s}\mathbf{C}_{DB}\mathbf{R}_{D} + 1}$$


Consider parasitic C_{GS} and C_{DB}




$$\frac{\mathbf{V}_{OUT}}{\mathbf{V}_{N}} = A_{V}(s) = -\frac{g_{m1}R_{D}}{sC_{DB}R_{D} + 1}$$

$$A_{V}(j\omega) = \frac{-g_{m1}R_{D}}{j\omega C_{DB}R_{D} + 1}$$
$$\left|A_{V}(j\omega)\right| = \frac{g_{m1}R_{D}}{\sqrt{\left(\omega C_{DB}R_{D}\right)^{2} + 1}}$$


$$\angle A_V(j\omega) = -180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)$$







Since first-order low-pass, half-power frequency given by

$$\omega_{3dB} = \frac{1}{R_D C_{DB}}$$







By KCL:

$$V_{OUT}\left(s\left[C_{DB}+C_{GD}\right]+G_{D}\right)=-g_{m1}V_{N}+sC_{GD}V_{N}$$


C_{DB} causes gain to decrease at high frequencies C_{GD} causes feed-forward and limits high frequency drop Has one LHP pole and one RHP zero

Solving:


$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-\mathbf{g}_{m1} + \mathbf{s}\mathbf{C}_{GD}}{\mathbf{s}[\mathbf{C}_{DB} + \mathbf{C}_{GD}] + \mathbf{G}_{D}}$$

Equivalently:

$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-R_{D}(\mathbf{g}_{m1} - \mathbf{s}C_{GD})}{\mathbf{s}[C_{DB} + C_{GD}]R_{D} + 1}$$



Consider parasitic C_{GS} , C_{GD} , and C_{DB}



Device parasitics problematic at high frequencies


 C_{DB} , C_{GD} and C_{GS} effects can be significant

Value of parasitic capacitances strongly dependent upon layout

Device parasitics usually not a problem at audio frequencies

Causes gain to decrease at high frequencies: has one high frequency LHP pole and one high frequency RHP zero.


Example: Determine the small-signal voltage gain and the 3dB bandwidth. Consider only the effects of C_{DB} on the BW. Assume a 0.5u process with V_{TH} =0.75V and the layout of the transistor shown.





Solution:

$$I_{DQ} = 100 \,\mu\text{A} / V^2 \frac{10}{2 \cdot 1} (2 - 0.75)^2 = 0.78 \,\text{mA}$$


$$I_{DO}R_{D} = 0.78mA \cdot 2K = 1.56$$








Example: Determine the small-signal dc voltage gain and the 3dB bandwidth. Consider only the effects of C_{DB} on the BW. Assume a 0.5u process with $V_{TH}=0.75V$ and the layout of the transistor shown.





Solution continued:

$$\mathbf{V}_{OUT}\left(\mathbf{G}_{D}+\mathbf{s}\mathbf{C}_{DB}\right)+\mathbf{g}_{m}\mathbf{V}_{N}=\mathbf{0}$$

$$V_{OUT} = -V_{N} \frac{g_{m}R_{D}}{1 + sC_{DB}R_{D}}$$


$$A_{VO} \downarrow A_{V} \downarrow$$

$$A_{V0} = -g_m R_D = -\frac{2I_{DQ}R_D}{V_{EB}} = -\frac{3.12}{1.25} = -2.5$$

$$A_{V0} = -g_m R_D = -\frac{2I_{DQ}R_D}{V_{EB}} = -\frac{3.12}{1.25} = -2.5$$

$$f_{3dB} = \frac{1}{2\pi} \bullet \frac{1}{R_D C_{DB}} = 1.8GHz$$

Sinusoidal Steady State Response for Linear Systems




Key Result from EE 201

If $V_{IN} = V_m \sin(\omega t + \theta)$ where V_m is small (so linear operation maintained)

Steady state output is also a sinusoid given by

$$V_{OUT}(t) = V_m |A_V(j\omega)| \sin(\omega t + \theta + \angle A_V(j\omega))$$

Sinusoidal Steady State Response for Linear Systems



$$|A_{V}(j\omega)| = \frac{g_{m1}R_{D}}{\sqrt{(\omega C_{DB}R_{D})^{2} + 1}}$$

$$\angle A_{V}(j\omega) = -180^{\circ} - \tan^{-1}\left(\frac{\omega C_{DB}R_{D}}{1}\right)$$


If
$$V_{IN} = V_m \sin(\omega t + \theta)$$

For V_m small, small-signal steady state output given by


$$V_{OUT}(t) = V_m \frac{g_{m1}R_D}{\sqrt{(\omega C_{DB}R_D)^2 + 1}} \sin\left(\omega t + \theta - 180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)\right)$$

Digital Circuit Design


Most of the remainder of the course will be devoted to digital circuit design




Standard Cell Library



module gates (input logic [3:0] a,b,
output logic [3:0] y1,y2,y3,y4,y5);
assign y1 = a&b; //AND
assign y2 = a | b; //OR
assign y3 = a ^ b; //XOR
assign y4 = ~(a & b); //NAND
assign y5 = ~(a | b); //NOR
endmodule



A rendering of a small standard cell with three metal layers (dielectric has been removed). The sand-colored structures are metal interconnect, with the vertical pillars being contacts, typically plugs of fungsten. The reddish structures are polysilicon gates, and the solid at the bottom is the crystalline silicon bulk




entity gates is

library IEEE; use IEEE.STD LOGIC 1164.all;


Digital Circuit Design

- \Rightarrow
- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter


- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators




Multiple Levels of Abstraction



Bottom





Multiple Sublevels in Each Major Level
All Design Steps may not Fit Naturally in this Description

Behavioral: Describes what a system does or what it should do

Structural: Identifies constituent blocks and describes how these

blocks are interconnected and how they interact


Physical: Describes the constituent blocks to both the


transistor and polygon level and their physical

placement and interconnection


Multiple representations often exist at any level or sublevel


Example: Two distinct representations at the physical level (polygon sublevel)







Example: Two distinct representations at physical level (schematic sublevel)





Example: Three distinct representations at the structural/behavioral level (gate sublevel)





In each domain, multiple levels of abstraction are generally used.

Consider Physical Domain

- Consider lowest level to highest
 - 0 placement of diffusions, thin oxide
 regions, field oxide, ect. on a substrate.
 - 1 polygons identify all mask information (not unique)
 - 2 transistors(not unique)
 - 3 gate level(not unique)
 - 4 cell level
 Adders, Flip Flop, MUTs,...

Information Type

PG data
G.D.F
Netlist
HDL Description

Structural Domain:

- DSP
- Blocks (Adders, Memory, Registers, etc.
- Gates
- Transistor

Information Type

HDL

Netlists

Behavior Domain (top down):

- Application
- Programs
- Subroutines
- Boolean Expressions

Information Type

High-Level Language HDL

Representation of Digital Systems Standard Approach to Digital Circuit Design

8 – level representation

- 1. Behavioral Description
 - Technology independent
- 2. RTL Description (Register Transfer Level)(must verify (1) ⇔ (2))
- RTL Compiler
 Registers and Combinational Logic Functions
- 4. Logic Optimizer
- Logic Synthesis
 Generally use a standard call library for synthesis

(sublevels 6-8 not shown on this slide)

Frontend design

Representation of Digital Systems Standard Approach to Digital Circuit Design

- 1. Behavioral Description
 - Technology independent
- 2. RTL Description

(must verify $(1) \Leftrightarrow (2)$)

3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

5. Logic Synthesis

Generally use a standard call library for synthesis



Backend design

6. Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
 - DRC
 - Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

End of Lecture 36